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Abstract
Microaccelerometers have established themselves as a vital piece of the global micro-
electromechanical systems (MEMS) market with applications spanning automotive,
industrial, military, biomedical, and consumer electronics sectors. They remain one of
the top-selling silicon sensors, with $1.6 billion in revenue reported in 2011 equating
to 15% of the total MEMS market. [1] Continued, expected growth in the next few
years demands innovation to meet new industry requirements. Current commercial
accelerometer designs are based on a differential capacitor structure which measures
the change in capacitance between a set of interdigitated fingers. These fingers are
separated by air gaps in high aspect ratio, suspended polysilicon microstructures.
Despite its widespread use, the air gap capacitor has some significant drawbacks. It
involves a release step during fabrication which introduces complexity and variation
in the devices. In addition, these transducers are subject to pull in and stiction
which can render a device inoperable. Air gap devices are vulnerable to particulates
requiring complicated packaging steps which increase cost and yield of production.
Moreover, these devices are also subject to electrical drift. All of these issues can be
addressed by replacing this air gap with a dielectric. Not only does it mitigate these
concerns, it also offers potential for smaller device footprint, more robust design, and
increased shock survival. This project developed a new accelerometer design sand-
wiching a thin film dielectric between two electrodes. This capacitor was patterned
on top of a bending flexure which supported a large hanging mass. In the presence of
an external acceleration, the deflection of the suspension beams caused a deformation
of the dielectric film resulting in a change in capacitance. Fabrication using an SOI
substrate allowed for increased deflection and process control.
Thesis Supervisor: Dana Weinstein
Title: Associate Professor of Electrical Engineering and Computer Science
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Chapter 1
Introduction
Acceleration sensors or accelerometers have become an essential component of the
electromechanical toolbox. Spanning from industrial applications to consumer elec-
tronics, these devices have found a wide range of applications. Chapter one introduces
the accelerometer and its basic operation.
Chapter two describes the proposed design for the accelerometer developed in this
project. It lists the expected analytical and FEM performance as well as predicted
noise signal for this system.
Chapter three describes the fabrication of these devices executed in the Microsys-
tems Technology Laboratory (MTL) on MIT's campus.
Chapter four reports the initial testing and data collected from the devices as well
as future goals.
1.1 Motivation
Microaccelerometers have established themselves as a vital piece of the global MEMS
market. The key to their growth and success has been their versatility. The ability
to span a wide variety of specifications in sensitivity, operational range, frequency
response, and shock survival has allowed them to adapt to many different technology
sectors. Originally commercialized for the automotive industry, they continue to be
used for air bag deployment and electronic suspension. They also allow for indus-
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trial monitoring of robotics and vibrations as well as military applications in impact
detection and missile control. The development of high resolution accelerometers fur-
ther expanded their reach to activities such as microgravity measurements in space,
seismic earthquake prediction, and biomedical observation. Above all, accelerometers
have seen the most growth in the consumer sector spanning areas such as personal
navigation, mobile electronics, image stabilization, and virtual reality [3].
MEMS accelerometers remain one of the top-selling silicon sensors, with $1.6
billion in revenue reported in 2011 equating to 15% of the total MEMS market [1].
Inertial sensors have recently seen rapid development in the consumer and mobile
electronics industry with leading manufacturer, ST Microelectronics reporting double
digit growth since 2009 [4]. This growth has been made possible by the decreasing
cost and size of the maturing inertial MEMS technology coupled to the explosive take-
off of smartphones, tablets, and gaming systems. The continuing demand for "sensor
fusion" electronics, using both discrete and combination inertial sensors, promises
exciting opportunities and growth for these devices [5] .
Current commercial accelerometer designs, such as those produced by Analog De-
vices, are based on a differential capacitor structure which measures the capacitance
between a set of interdigitated fingers. These fingers are separated by air gaps in high
aspect ratio, suspended polysilicon microstructures. Many iterations of this design
all use a similar concept measuring the capacitance change across a moving air gap.
Despite its widespread use, the air gap capacitor has some significant drawbacks. It
involves a release step during fabrication which introduces complexity and variation in
the devices. Similarly, these transducers are subject to pull in and stiction which can
render a device inoperable. In addition, air gap devices are vulnerable to particulates
which accumulate and affect the device behavior. To overcome this issue they require
complicated packaging steps which increase cost and yield of production. Moreover,
these devices are subject to electrical drift. All of these issues can be addressed by
replacing this air gap with a dielectric. Not only does it mitigate these concerns, it
also offers potential for smaller device footprint, more robust design, and increased
shock survival.
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1.2 Introduction to Accelerometers
Acceleration is the rate of change of velocity measured in units of M/s 2 . It is often
described in terms of "g" which is the acceleration due to gravity at sea level (9.81
m/s 2 ). The measurement of acceleration provides valuable information about the
motion and orientation of an object.
1.2.1 Fundamental Operation
The fundamental operation of accelerometers are governed by Newton's second law
which states
Z = m*d (1.1)
where F is force, m is mass, and a is acceleration. Plainly stated a net force impingent
upon a mass will result in a proportional acceleration. In this way acceleration be-
comes an important metric in the analysis of a system. Knowledge of both an object's
intrinsic parameters (i.e. mass) and its state (i.e. the measured acceleration) provide
quantifiable insight of the external environment which is useful in decision-making
and control.
1.2.2 Basic Structure
An accelerometer can be broken into three main components: 1) the proof mass sup-
ported by a 2) suspension mechanism which is then anchored to a 3) fixed substrate.
As external forces act upon the object, in this case the proof mass, the compliant
suspension allows the mass to move. In terms of the accelerometer, equation 1.1 can
more appropriately be expressed as
a = (1.2)
An accurate measurement of acceleration requires knowledge of both the object's
mass and the applied forces. An accelerometer addresses both of these requirements.
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The mass is simply described by the proof mass and the net force is extracted from
the motion of the device. This motion can be accurately predicted by modeling the
compliance of the suspension mechanism governed by Hooke's Law.
Fspring = -k * z (1.3)
Here k is the effective spring constant and z is the displacement of the mass. The
device's state is now simplified to a measurement of displacement. Given a known
proof mass and model of motion, acceleration measurements can be taken by simply
looking at the mass's movement.
1.2.3 Accelerometer Behavior
To model the behavior of this device, the accelerometer can be generalized to a spring-
mass-dashpot system as shown in Figure 1-1. Within this model m is the proof mass,
k b
F
Figure 1-1: Mass-Spring-Dashpot System used as a Mechanical Model for an Ac-
celerometer
k is the effective spring constant of the suspension, and b is the damping factor. The
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net force is
F = Fapplied + Fspring + Fdamping (1.4)
where Fdamping is the damping force or resistance to motion given by
Fdamping = -b * v (1.5)
and v is the velocity of the mass. Using equations 1.3 and 1.5, equation 1.1 becomes
Fapplied - kz - bv = ma
d2z dz
Fapplied = m- ±2 b- + kz (1.6)dt2  dt
This second order differential equation can also be written using the LaPlace trans-
form to describe the transfer function.
F(s) = (Ms 2 + bs + k)Z(s)
Z(s) 
_ 1
F(s) S2+ s 1+.7
m m
Comparing this with the standard second order transfer function
Output(s) Gain
Input(s) s2 + -w-Qs + W2
it is evident that the natural resonant frequency is, w, =, and the quality factor
is, Q = v7k. Figure 1-2 shows a Bode plot for a generic mass-spring-damper system.
Operation should remain within the linear region of this response therefore providing
a unity input/output relationship.
1.2.4 Design Considerations
The accelerometer model, outlined in Section 1.2.3, is a powerful tool for evaluating
accelerometer designs. At the most basic level these devices are evaluated on sen-
19
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Figure 1-2: Bode plot for Mass- Spring-Damper System
sitivity and dynamic range. Sensitivity determines the resolution of the device and
the dynamic range describes the bandwidth of operation. Sensitivity, S, is defined as
displacement of the mass based on a given acceleration.
S = z (1.9)
a
Assuming that the accelerometer operates at a frequency much lower than the reso-
nant frequency, equation 1.7 above can be approximated as
Z(s) 1
A ~ (1.10)(s) -
thus making the static sensitivity
m 1
S (1.11)S k W2
The dynamic range of the accelerometer is limited by the natural or undamped reso-
nant frequency( T). The device must be operated at a frequency much less than
this resonance to ensure that static assumptions hold. Comparing sensitivity and
dynamic range, it is clear that the two performance metrics are inversely propor-
tional. A design must take into account the important trade-off between boosting the
sensitivity of the device and ensuring an appropriate bandwidth for operation.
20
1.3 The Proposed Design
This thesis proposes a new design for a capacitively-sensed accelerometer. Shown
in Figure 1-3, it consists of a silicon flexure supporting a released proof mass. On
V +
lip_ 
PolyslillconV Upe*EjcroG ap
Dielectric
Doped Silicon
Lower Electrode
Figure 1-3: Proposed Design for Dielectric Transduction "No Gap" Accelerometer
top of the flexure is a dielectric, sandwiched between doped silicon and polysilicon
electrodes, to form a capacitor. As the proof mass accelerates in the Z^ direction,
the deflection causes a strain in the dielectric along the : direction. Coupled with
the Poisson ratio, this strain results in a change in thickness and area for the film
thus producing an overall change in capacitance [6]. This design is advantageous to
existing devices because it eliminates the need for an air gap instead opting for a
robust and compact dielectric.
Given the proposed structure, a silicon-on-insulator (SOI) substrate is a natural
choice for fabrication. Traditionally, SOI-MEMS use top side fabrication for devices
with in-plane displacement but recent work looked at improving out-of-place deflec-
tion with a combination of high aspect ratio front- and back-side processing [7]. For
this proposed design, the device layer is patterned as the flexure supports with the
suspended mass made from the handle wafer. The buried oxide layer (BOX) acts as
an etch stop as well as provides electrical isolation. Previous work used SOI tech-
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nology to build highly sensitive differential accelerometers, but these devices utilized
traditional air gap comb actuators for sensing [8]. The proposed devices use a sim-
ilar structure choosing instead to pair it with a dielectric sensing mechanism. The
different designs were evaluated based on the following metrics.
* AC: The measureable change in capacitance
" AC/C: The capacitance change normalized to its nominal value
" AC/g: The capacitance change normalized to an applied force of gravity
* AC/gA: The capacitance change per area, providing a quasi-density metric
In addition, each device's performance was also calculated based on the following
figure of merit.
ACVax Vs 2l
FOM = ii (1.12)
2Co aext M
In the case of the air gap capacitor, Vmax is the gap closing voltage and for the
dielectric capacitor is the breakdown voltage. Figure 1-4 compares the performance
of an air gap capacitor with the newly proposed dielectric design. It is important
to note that this new design does not outperform traditional comb drive capacitors.
While the design does offer an alternative to existing issues it does come at the cost
of some performance.
0.001 - - - - -- 0.001-
10- 4
10-5
10-6
10-
10
__ 4
10- 7 1 L._____ I ' _ ___. I _ I .i 10- .
0.0001 0.0002 0.0003 0.0004 0.000 2. x 10-6 4. x 6. x 10 8. x 0-6 0.00001
Spring ngth (uM) Spring widM (uM)
Figure 1-4: Comparison of Air Gap and Dielectric Performance
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Chapter 2
Design and Performance
As explained in the last chapter, the proposed device uses capacitors to sense accel-
eration. That being said there are many transduction mechanisms which have been
used in different designs. The first commercialized design deposited piezoresistive
materials on top of the flexing device. As the device moves it imparts a mechan-
ical stress on the film changing its resistivity. While the design is simple, devices
are susceptible to temperature fluctuations and suffer from low sensitivity [3]. Keep-
ing within the electrical domain, piezoelectric materials generate an electrical charge
when under compression. Producing minimal deflection and insensitive to electro-
magnetic interference, these materials are especially effective in harsh environments,
however, they have difficulty with static measurements [9]. Tunneling devices detect
variations in tunneling current between two tips. While they are extremely sensitive
and compact they require large voltages and are particularly susceptible to noise [3].
In the presence of fluctuating magnetic fields, magnetoresistive accelerometers sense
the changes in resistance [10], and Hall Effect devices measure variations in voltage
[11]. Resonant accelerometers take advantage of the change in resonant frequency
produced in a beam under axial loading. These devices are sensitive but limited
by a small operational bandwidth [3]. Accelerometers have also been coupled with
optics using laser sensing or measuring wavelength shifts in fiber optic cables [12].
Designers have even created devices in the thermal domain using thermopiles or tem-
perature sensors to measure changes in acceleration. Despite all of these different
23
techniques capacitively-sensed accelerometers are still the dominate choice. Though
susceptible to electromagnetic interference, this transduction mechanism allows for a
simple design with low noise, low drift, low power, and insensitivity to temperature
[3]. Different designs are able to span a wide range of applications from high to low
sensitivity. Typical capacitive designs involve a vertical or lateral comb drive with
interdigitated fingers but the mechanism outlined below offers an alternative which
utilizes dielectrics.
2.1 Concept of Operation
The proposed accelerometers are based on the simple physics of a parallel plate ca-
pacitor. The equation governing the capacitance of such a device is
EoErA
Co = (2.1)
g
where E0 is vacuum permittivity, Fr is the permittivity of the material, A is the area
of the plates, and g is the distance or gap between the two plates. The dielectric
transduction accelerometer bases its measurements on a change in capacitance due to
the strain imposed on a bending dielectric. This bending, coupled with the Poisson
effect, results in a volumetric change in the dielectric summarized by equation 2.2.
Here w and 1 are the width and length of the capacitor and g is the thickness of the
dielectric.
eoErWdl &oer ldW _ eoer lwd gdC = + (2.2)
9 9 92
This equation can also be rewritten as
dC = Co* (El +Ew -Eg) (2.3)
where Co is the initial capacitance, el is the strain in length, Ew is the strain in width,
and eg is the strain in thickness due to the beam bending. The important thing to
note here is that there are three separate terms corresponding to changes in each of
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the three dimensions. The first term is the change in length or elongation due to the
deflection of the beam. The second two terms are the changes in width and thickness
which result from this elongation. For small deflections,
EW -WVE 1
Eg -gvc 1  (2.4)
Due to the Poisson effect, changes in width and thickness are of opposite sign com-
pared the change in length. Though this suggests that both of these terms hurt the
overall capacitance change, it is not the case. The negative sign in the third term of
equation 2.3 flips the sign regarding the change in thickness. Thus strain in length
and thickness both beneficially add when calculating change in capacitance. This
makes sense because as a dielectric elongates it will decrease its width and thickness.
While the change in width decreases the overall area of the capacitor the decrease in
thickness reduces the gap which is inversely proportional to capacitance.
With this concept in mind there are two cases for a bending dielectric. As de-
scribed above, a film in tension will elongate, thereby shortening its width and de-
creasing its gap. This results in a positive change in capacitance. Conversely, a film
in compression will shorten its length instead increasing its width and gap resulting
in a negative change in capacitance. These two cases can be used to determine the
direction of acceleration along an axis.
2.2 Flexure Designs
As described earlier, for static conditions to hold, an accelerometer must be oper-
ated at a frequency much lower than its resonant frequency. A high dynamic range
therefore pushes for a higher fundamental mode. Unfortunately a higher fundamental
mode (oc vk) results in stiffer structures. So devices must work with a lower reso-
nant frequency to get more sensitivity. In light of this tradeoff three different target
resonant frequencies were selected to define three dynamic ranges: 2 kHz, 5 kHz, and
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10 kHz. The major design considerations were twofold. First, a mass and flexure
combination was chosen for each target frequency then the structure's deflection was
used to select the appropriate capacitor pattern.
A big consideration for these first generation devices was ensuring a large enough
change in capacitance for the testing apparatus available. To that end the devices
were made larger than future iterations. Moreover, further optimization would be
possible following the design of an appropriate readout circuit. For this generation of
devices an SOI wafer with a 2pm device layer and 500pm handle wafer was chosen
therefore fixing the flexure thickness to 2pm. In all the following sections Comsol
simulations assumed the following material parameters.
Table 2.1: Material Parameters for Comsol Simulations
Silicon Polysilicon Silicon Oxide [13]
Youngs' Modulus, E [GPa] 170 160 87
Density, p [kg/M 3] 2330 2320 2200
Poisson Ratio, V 0.22 0.22 0.17
Relative Permittivity, Er 11.7 4.5 3.9
2.2.1 Straight Beam Flexure
The basic design for a dielectric transduction accelerometer is a proof mass suspended
by two beams. Each beam, with fixed-guided boundary conditions, can be character-
ized by the following equation for deflection [14].
z = (F - )2(l - 2x) (2.5)
12EI
where z is deflection, F is the applied force, E is Young's Modulus, I is moment of
inertia, x is distance along the beam starting from the guided end. For a rectan-
gular cross section, I = 'h 3 . Figure 2-1 shows a sample deflection along the length12
of the beam. It is important to note that the deflection is antisymmetric across its
midpoint. One half of the silicon beam is in tension and the other half is in com-
pression. Therefore a dielectric film patterned on top of this beam would see two
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Figure 2-1: Deflection of a Straight Beam with Fixed-Guided Boundary Conditions
different volumetric changes. The region in tension would elongate resulting in a pos-
itive change in capacitance and the region in compression would contract resulting
in a negative change in capacitance. With this in mind, a capacitor patterned over
the entire beam would be useless producing a zero net capacitance change for any
given acceleration. Instead, this characteristic deflection shape was used to develop
two types of accelerometers. The first was a single capacitor patterned on one half of
each of the two beams to maximize the net change (Figure 2-2). The second, taking
advantage of the complementary regions, was two capacitors patterned on each half
of the beams allowing for differential sensing (Figure 2-3). Differential measurements
offer the benefit of canceling first order effects and providing linearization about a
balance point [15].
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'Mass
Figure 2-2: Straight Beam Design
Mass
Figure 2-3: Differential Straight Beam Design
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Returning to the bending beam, the radius of curvature, p,
d2Z
Sx2 (2.6)
p [1 + (!L)2 32
can be used to calculate the stress, -, and strain, 61, of the structure. Because the
dielectric film is deposited at the farthest distance from the neutral axis (t/2 where t
is the beam thickness) maximum stress and strain will be transferred to the film.
Neutral
Axis
Figure 2-4: The Maximum Stress and Strain Occur at the Surface Farthest from the
Neutral Axis
z
61 = --
p
Ez
p
t
Emax =
2p
Et
Umax =-
2p (2.7)
The strain equation above describes the elongation of the beam but as stated before
the dielectric undergoes a volumetric change. To fully describe the change in capaci-
tance the Poisson ratio, v, is applied to calculate strain in the other two dimensions.
fj1/2
cldx
AW = -0-vEidy
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Ag = fo-vcldz
Equation 2.3 becomes
dC = CO * (j Ecdx - j vedy + j vedz) (2.9)
which is used to describe the performance of the straight beam accelerometer.
Figure 2-5: Square or Four Beam Design
The single capacitor and differential sensor described above are two capacitor
patterns for the same flexure-mass structure. Therefore one set of beam parameters
was selected for each of the three target frequencies outlined at the beginning of
the chapter. The structure for one of these devices is defined by the length, width,
and height of the bending beam and mass. With the mass and beam height fixed
the other four parameters were varied in a Comsol eigenfrequency analysis to study
their dependencies. This study revealed that the high aspect ratio of the suspended
mass was dominated by lower swinging pendulum modes. To compensate for this
the supporting beams were transitioned to more plate-like structures using 1:2 and
1:4 length-to-width ratios, shown in Figure 2-2, as opposed the to the 10:1 threshold
typically used for beams. In another design, two more orthogonal beams were added
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(2.8)
to counteract the pendulum behavior creating a set of four beam devices. As shown in
the square accelerometer, Figure 2-5, one beam is attached to each side of mass. Not
only did the structure offer more stability it also supported larger masses. In addition
it allowed for a series of smaller devices with beam-like length-to-width ratios. The
selected parameters and device performance are included in Tables 2.5 and 2.6 at the
end of the chapter.
In addition to the flexure modifications, the capacitor pattern was also varied for
a set of two beam devices. The plot in Figure 2-6 shows an important gradient; the
strain is largest at the edges of the beam. As explained before, this strain is what
translates to a change in capacitance. Therefore, provided there is a large enough
signal to detect, the performance factor, AC/C, can be improved by reducing the
capacitor to a smaller area where there is a larger average strain. This was done for
the 5 kHz case reducing the capacitor width by 1/2 and 1/4. The performance for
these two devices are also included at the end of the section.
Strain
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Figure 2-6: Strain of a Straight Beam with Fixed-Guided Boundary Conditions
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2.2.2 Top Hat Flexure
As shown in the last section there are stability issues with the two beam structure.
While in theory it is the most sensitive the fundamental pendulum modes limit the size
of the mass and the allowable length-to-width ratios for the beams. These restrictions
were partially alleviated by moving to a four beam structure also described in the
last section. The top hat membrane is the next natural choice for design. It increases
the anchor points to the entire circumference of the device. While this design does
result in less deflection, it gives the accelerometer more stability in the radial and
tangential directions allowing for larger flexure areas and capacitors.
Given the fixed heights these devices are defined by the radius of the mass, rMss,,
and the radius of the flexure membrane, rFlex. A larger radius produces a larger the
nominal capacitance and change in capacitance. For first generation devices the total
radius was fixed to 700 pm making their size comparable to some of the four beam
devices.
Figure 2-7: Single Capacitor Top Hat Design
Deflection in the top hat membrane is now given by the following system of
equations assuming an outer fixed boundary and inner guided boundary [14]. Here
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a =rMass + rFlex and r is the radial distance from the center.
C2 = I -I _rMass )2 -1+ 2 log (a
4 a Mass 
_
L6 TMass rMass 2 1
4a [ a) -1 Mass
C5 = I 1-?Mass )2]
2 [ - a
L3= rMass rMass 2+1 log a rMass 2
4a a rMass a
F2 = 1 [ ?'Mass 21 + _2_ogF 4= - ?'I[1kMassIJ
G5 = ?'Mass rMass 2 +1 +log rMass 2 -
4r r _ \r
lineload = F
2ir * rMass
plate = *
12(1 
- v 2 )
Yb = lineload * a3  C2 * L6 L3
plate C5_
lineload * a * L6
Mb = C5
Mb * F2 2 _ lineload * G3) 3z = Yb -+ (paer2 lt jr (2.10)
plate )plate
Figure 2-8 shows an example of this deflection. Similar to the straight beam de-
sign, it is evident that there are two regions of curvature. Deflection from the mass
causes one ring of the membrane to be in tension and the other to be in compression.
This behavior leads to two different types of devices which are included in this lay-
out: the single capacitor design and the differential design. The zero from curvature
equation 2.6 with deflection equation 2.10 yields the inflection point of the annular
membrane allowing for the differentiation between the two regions.
Transitioning to cylindrical coordinates assuming the capacitor has an outer ra-
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Figure 2-8: Deflection of a Top Hat with Fixed-Guided Boundary Conditions
dius, outer, and an inner radius, inner, equation 2.1 becomes
CO = Eoer7r(outer
2 
- inner2 )
9
(2.11)
and the change in capacitance is described as
(2(outer - inner)dr (outer
2 
- inner2 )dt _ (outer 2 - inner
2)dgdC = 9 e~r+ 9 2 )
(2.12)
where dr is radial change, dt is tangential change, and dg as before is the change in
thickness.
Single Capacitor Design
The design of the single capacitor device is straightforward. The capacitor is pat-
terned on one half of the membrane making sure not to cross the inflection point.
Eigenfrequency analysis showed that the top hat structure and chosen radius did not
support a 2 kHz mode. Therefore, three rMass and rFlex combinations were selected
corresponding to 4 kHz, 5 kHz, and 10 kHz out-of-plane resonant modes. Their re-
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spective inflection points were calculated and the capacitors were patterned on the
outside area as shown in Figure 2-7. One smaller device with a 400 pm radius and a
11 kHz fundamental frequency was also included.
Like the straight beam design, the capacitor pattern was also varied for the sensi-
tive (4 kHz) design. Again assuming fixed outer boundary and guided inner boundary
conditions, the axial stress, Orr, and tangential stress, o, are given by the follow sys-
tem of equations [14].
F8 = I [ + v + ( ,v)(rMass) 2
G9 = rMass log( rMaSs 1 + 1 - (rMass 2)]
lineload * a * L6
mRB = C5
mR - (mRB * F8) - (lineload * G9) * r
*r = MR (2.13)
t2
F5 = I - Mass) 2
G6= TMass rMass 2 1 +
Ar _\r / rMass'
mRB lieload * G6
theta = * r - n oa r2
thtte plate ) 
theta * plate * (1 - V2) + * mR
r
6 * m9Oro = t2  (2.14)
The strain is given by [16]
Er = +(E r + Ea0 ) c= (Oo + vo-r) (2.15)
Plots in Figure 2-9 and 2-10 again show the strain is largest at the outermost and
innermost radii. Therefore the capacitor width of the 4 kHz structure was reduced
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Figure 2-9: Radial Strain of a Top Hat with Fixed-Guided Conditions
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Figure 2-10: Tangential Strain of a Top Hat with Fixed-Guided Conditions
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by 1/2 and 1/4. The performance factors for all the single capacitor devices are
summarized in Table 2.5 and 2.6.
Wouter
Figure 2-11: Differential Design for a Top Hat Device
Differential Design
As described previously a differential design is a valuable tool for sensing. The top
hat version is shown in Figure 2-11. Ideally both sensing areas of a differential device
would have the same nominal capacitance and change in capacitance. Unfortunately it
was not possible to match both with the top hat structure. A differential design must
have the same change in capacitance to work, so this parameter was the focus of the
design. To meet this constraint a system of equations was created using equations 2.11
and 2.12 to simulate the outer and inner capacitors. The outermost radius, a, and
innermost radius, rMass, were fixed and the system solved for two radii, router and
rinner, which predicted the same capacitance change.
_Eosr7r(rinne, - riass)
InnerCapacitor = oinner - d
dCinner = Co,tnner (Cr + Et - eg)
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_ .E.7r(a 2 - r 2e,
OuterCapacitor = Oouter - d Outer)
dCinner = Co,outer (Cr + CO - Eg)
Mathematica was used to numerically solve dCinner = dCouter for the same three rMass
and rFlex combinations described in Section 2.2.2. Their results are listed in Table 2.5
and 2.6.
2.2.3 Wedge Beam Flexure
WO
Figure 2-12: Wedge Design
The wedge flexure is another variation of the two beam structure from Sec-
tion 2.2.1. Like the square and top hat accelerometers, this design worked to stabilize
the unwanted pendulum modes by increasing contact with the substrate. Whereas
the other two variations increased contact by adding more beams or flexure area, the
wedge worked to minimize this increased area therefore maintaining the flexibility
of the two beam structure. As shown in Figure 2-12, the straight beam is replaced
by a beam with a tapered width moving from a constant to a linearly-varying cross
section.
Flexural rigidity is defined as, EI, where E is Young's Modulus, and I is the mo-
ment of inertia or resistance to motion [17] . Figure 2-13 shows the rectangular cross
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section of the beam. Labeled as dashed lines, the beam can bend in two directions
resulting in two different moments of inertia, I, and I... The desired and undesired
directions of motion are 2 and y respectively. In order to make sensitive devices iso-
lated in the 2 direction, I, must be minimized and I, must be maximized. Moreover
the polar moment of inertia Jr, defined as the summation of I and Iy, affects the
pendulum modes and must also be maximized. In the case of the wedge, I varies
across the length of the beam and flexural rigidity becomes
_ 
EW(x)h3
EIz(x) = 1212
Ey (x) - E(X)h (2.16)12
EJx(x) 
- Ewjj)h (W(X) 2 + h2 )
where the wedge's linearly varying width is described as,
w(x) =(WI -Out)X + Wout (2.17)
lBeam
We can see that both I, and Jx have a cubic dependence on the width while I is only
linearly dependent. Therefore, the undesired directions of motion can be stabilized
by increasing the width while only minimally affecting 1. In the case of wedge flexure
this was done by adding triangular tails to the straight beam design thus increasing
wout.
y
I
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Figure 2-13: Cross Section of Flexure Beam
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Figure 2-14: Strain Pattern for Wedge Device
Figure 2-14 illustrates the strain pattern produced on the top side of a bending
wedge. Red indicates a positive strain, green no strain, and blue a negative strain.
As expected the largest strain is along the - direction corresponding to the change
in length. The next largest contribution, change in thickness 2-14(c), reinforces the
change in capacitance according to equation 2.2. Conveniently, the change in width
illustrated in 2-14(b), which negatively impacts the capacitance change, is the smallest
contribution. Focusing on dominant term, 2-14(a), we see that the inner rectangular
area matches the strain pattern produced by a straight beam device. The outer tails,
on the other hand, result in an irregular strain pattern. Nonetheless we see that the
area of highest strain is the outer and inner fourth of the rectangular portion of the
wedge. With this in mind, the capacitor was patterned on the outside fourth of the
beam as shown in Figure 2-12 to maximize the capacitance change per area. Three
different sets of parameters were chosen corresponding the desired 2 kHz, 5 kHz,
and 10 kHz resonant frequencies. Their expected performance is listed in Table 2.5
and 2.6.
2.2.4 Pinwheel Flexure
The last three sets of devices all used flexure mechanisms with an inflection point
meaning that one portion of the sensing area was in tension and the other was in
compression. While this does offer interesting possibilities for differential sensing, it
also limits the size of the capacitor. The pinwheel design ignored differential sensing,
and instead worked to eliminate this inflection point thus allowing for the capacitor
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Figure 2-15: Examples of Spiral Flexure Design
to be patterned over a larger area. The cantilever is a natural starting point as
its deflection along a beam has the same sign of curvature. Unfortunately it is not
possible for a cantilever to support a hanging mass as it requires a fixed-free boundary
condition. Instead the first iteration of this device moved toward a coiled spring
approach which accommodated a compact design for a large beam length. A small
torsion bar connected long pliable coils to the mass in an effort to simulate a cantilever-
like structure. As expected this design had extremely low resonant modes. Many
iterations of two and four coil structures were tested varying dimensions of both the
torsion bar and springs. Some examples are shown in Figure 2-15. Given the high
aspect ratio of the mass, long springs were unable to provide the necessary stability.
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Instead the spiral design converged to a pinwheel structure as shown in the bottom
right of Figure 2-15 and also in Figure 2-16. The torsion bar was preserved but the
spirals were replaced with a beam. In addition, as was seen with the other designs,
higher strain was observed closer to the fixed end of the beam. In response to this
the capacitors were patterned on only half of the flexure to increase the expected
performance. Two versions were included in the layout and their parameters are
listed in Tables 2.5 and 2.6
Wconnect
W Beam
W~m
=30 pm
connect
=15 pm
Figure 2-16: Pinwheel Design
2.3 Three Axis Design
Force, which causes acceleration, is a vector quantity therefore giving it a magnitude
as well as a direction. To describe forces in the three dimensional world a sensor
must resolve contributions from three orthogonal axes. The devices outlined above
are designed to be sensitive in one direction namely the Z^ axis as outlined in Figure 1-
3. That being said acceleration in the real world occurs in all directions so, ideally,
an accelerometer should be able to detect motion from all of these orientations. A
study of the basic beam flexure design shows potential for this three axis pick off due
to the pendulum behavior of the proof mass.
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To illustrate this concept Table 2.2 shows the strain distribution in the beams
when subject to a force in each of the i, y, and directions. Restating the gradient of
color, red corresponds to a positive, tensile strain and blue to a negative, compressive
strain. Red results in a positive change in capacitance and blue results in a negative
one. A powerful pattern forms. To emphasize the pattern plus signs have been added
next to all of the positions of positive strain.
Table 2.2: Strain Tensor Values for ig Forces Acting in the X, Y, and Z Directions
1g X-dir + +§.
+g 
Y-dir + +
1g Z-dir + + + +
Table 2.2 contains a lot of information but there are two levels of redundancy
which can be used to simplify this explanation. First, we note by looking at the
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Force X Strain Tensor Y Strain Tensor Z Strain Tensor
columns that a similar pattern manifests in each direction of the strain tensor. This
makes sense given the explanation about the Poisson effect in Section 2.1. With
this redundancy, we can focus on the pattern formed in one axis. Second, looking
at the second row of Table 2.2, we note that each beam can be segmented into four
quadrants. Shown in Figure 2-17, there are eight distinct areas which can be used to
extract information from the device. Given the boundary conditions of the beams,
the inner four areas form the exact opposite pattern as the outer four so we can focus
attention to the outer four areas of the device. Thus illustration of the three axes
pick off can be simplified to four outer areas of the beams.
1
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Figure 2-17: Eight Regions of the Two Beam Structure
These four areas provide four distinct signals about the behavior of the device.
In reality each signal is a change in capacitance corresponding to a magnitude of
acceleration. To get an understanding of the concept we can reduce these signals to
a binary representation. Keeping with the color scheme of Table 2.2,
positive change in capacitance (red) - +
negative change in capacitance (blue) - -
These four signals now give us four bits of information with 24 or 16 possible states.
Table 2.3 shows all of the possible states. Given the boundary conditions of the beams
those highlighted in red are not valid. Eliminating these states, we are left with eight
possibilities each of which correspond to a type of acceleration. Each direction of
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Table 2.3: All Possible States for the Outside Capacitors
1 2 3 4
Table 2.4: Valid States for the Outside Three Axis Capacitors
1 2 3 4 Acceleration Type
+ + + + Negative Z
+ + - - Positive X
+ - + - Negative Y
+ - - + Counterclockwise Torque
- + + - Clockwise Torque
- + - + Positive Y
- - + + Negative X
- - - - Positive Z
motion can be distinguished using the patterns formed by the four outside capacitors.
Forces in the Z^ direction impose the same strain on all four capacitors. Forces in the
9 or transverse direction produce opposite changes at the two fixed ends and forces
in the , or axial direction result in opposite strains across the longitudinal axis.
This analysis' usefulness is twofold. One, these patterns can be used to cancel
out forces in the axial and longitudinal directions thus isolating the desired out of
plane acceleration. Adding all of the capacitance changes together will result in a
zero net change for forces in the axial and longitudinal directions while reinforcing
the capacitance change in the sensitive out of plane direction. Two, these signals can
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Figure 2-18: 3 Axis Strain Pattern for a Four Beam Device
also be used to detect accelerations in all three directions. This can done using the
lookup table above or by doing a simple inversion of half of the incoming signals and
summing all the signals. Use of the inversion scheme will isolate forces in the axial
or longitudinal directions while canceling forces in the other directions. The logic is
outlined below
1 + 2 + 3 + 4 -+ ±Zdirection
- + 2 + -,3 + 4 -+kYdirection
1 + 2 + -,3 + ,4 -+ kXdirection
The inner capacitors encode redundant information and can be combined in a similar
fashion to boost the overall change in capacitance.
In reality it is difficult to route four (outer) or eight (outer and inner) individual
capacitors on each device. To remedy this the three axis design was converted to a
four beam flexure. Not only did this simplify the routing it also allowed for larger
capacitors and more stability in the device as discussed in Section 2.2.1. Figure 2-
18 shows the strain pattern produced along one axis. As before an acceleration in
the . direction produces the same change in all four capacitors providing the largest
signal. Negating half of the signals (right and bottom) and adding contributions from
opposite beam pairs creates two signals which can be used to extract accelerations
in the - and Y directions. Using the same dimensions, a set of square accelerometers
were modified for this purpose patterning contacts for each individual capacitor.
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2.4 Device Summary
The following two tables summarize the devices included in this first generation of
design. The first table lists each device and their appropriate dimensions. Refer
to each flexure diagram in Section 2.2 for a description of the parameters. The
second table lists each device and their expected performance based on the metrics
in Section 1.3. For the figure of merit, Vmax is the breakdown voltage of the dielectric
related to the dielectric strength. Assuming 9 nm of silicon oxide with a dielectric
strength of 12 * 106 V/cm [13], the breakdown voltage was calculated as 10.8 V.
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Table 2.5: Device Summary
Freq Dimensions Footprint
[kHz] [ym] [m
Beam
1 2.05 WBeam:6 0 0  1Beam:2 0 0  IMass:1250 lCap:100 1.98e-6
2 5.01 WBeam:4 0 0  1Beam100 lMass:7 0 0  lcap:50 7.20e-7
3 5.01 WBeam: 4 0 0  lBeam: 1 0 0  lMass:7 0 0  lcap:2 5 7.20e-7
4 5.01 WBeam: 4 0 0  lBeam:100 lMass:7 0 0  lCap:1 2 .5 7.20e-7
5 10.30 WBeam: 4 0 0  lBeam:100 Mass: 190 lCap:50 3.12e-7
Differential Beam
6 2.05 wBeam:6 0 0  lBeam:2 0 0  Mass:1250 lCap:100 1.98e-6
7 5.01 wBeam:4 0 0  IBeam:100 lMass:7 0 0  lCap:50 7.20e-7
8 10.30 WBeam: 4 0 0  lBeam: 100 Mass 190 Cap:50 3.12e-7
Square
9 2.31 wBeam:2 0 0  lBeam:2 0 0  lMass:9 2 0 9.14e-7
10 5.04 wBeam: 2 0 0  lBeam:100 lMass:9 5 0  9.23e-7
11 10.11 WBeam: 4 0 0  lBeam: 1 0 0  lMass:8 50 8.03e-7
12 3.30 WBeam:1 9  lBeam:80 lMass:500 2.53e-7
13 2.81 WBeam 17  lBeam:9 0 Mass:4 0 0  1.63e-7
14 2.37 WBeam 14  lBeam:100 lMass:3 0 0  9.28e-8
15 2.51 WBeam 7  lBeam:9 0 lMass: 2 0 0  4.1le-8
Top Hat
16 3.92 rFle.:2 6 0 TMass:4 4 0 wCap: 141.9 1.54e-6
17 3.92 rFlex:2 6 0 rMass:4 4 0 wCap:70.9 6  1.54e-6
18 3.92 TFlex 2 6 0 rMass:4 4 0 wCap:3 5 .4 8  1.54e-6
19 5.02 TFlez 180 rMass:520 wcap:96 .4 3  1.54e-6
20 10.38 rFlex:105 TMass:59 5 wCap:55.92 1.54e-6
21 11.04 rFle: 140 rMass:2 6 0 wCap:38. 4 8  5.03e-7
Differential Top Hat
22 3.92 TFlex:2 6 0 rMass:4 4 0 wot: 133 .7  w1n:122.5 1.54e-6
23 5.02 rFlex: 180 rMass:520 wot:90.5 6  w1n:85.68 1.54e-6
24 10.38 rFlex:105 TMass:595 wot:51.32 wn:49.77 1.54e-6
Wedge
25 2.03 wot:600 w1n:400 1Beam:2 0 0  lMass:12 50 7.00e-7
26 5.04 wot:6 00 wIn:400 lBeam 1 0 0  Mass:12 0 0  5.80e-7
27 10.11 wot:400 w1 n:200 1 Beam:50 lMass:7 0 0  1.70e-7
Pinwheel
28 2.01 lBeam: 1 76 .5 wConnect:1 2 Mass 30 0  1.12e-7
29 2.59 lBeam 1 18 .5 wConnect:7 lMass:2 0 0  5.46e-8
Three Axis
30 2.03 lMass:9 2 0 WBeam: 2 0 0  lBeam: 2 0 0  4.00e-8
31 5.04 lMass:9 50 WBeam: 2 0 0  lBeam: 2 0 0  1.50e-8
32 10.11 lMass:8 50 WBeam: 4 0 0 lBeam: 100 2.21e-7
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Table 2.6: Expected Device Performance
Force, G 0 1
Device Max Disp C, Max Disp dC dC/C dC/g dC/Ag FOM
ID [m] [F] [m] [F] [F] [F/g] [F/gm2 ]
Beam
1 1.95e-9 4.60e-10 2.98e-8 2.77e-16 6.02e-7 2.77e-15 1.40e-9 3.25e-6
2 4.96e-10 1.53e-10 2.48e-9 2.62e-17 1.70e-7 2.62e-16 3.63e-10 9.20e-7
3 3.39e-10 7.67e-11 2.38e-9 1.79e-17 2.33e-7 1.79e-16 2.48e-10 1.26e-6
4 1.89e-10 3.84e-11 2.33e-9 9.97e-18 2.60e-7 9.97e-17 1.39e-10 1.40e-6
5 4.97e-10 1.53e-10 1.04e-9 7.12e-18 4.64e-8 7.12e-17 2.28e-10 2.51e-7
Differential Beam
6 1.96e-9 4.51e-10 2.98e-8 2.75e-16 6.08e-7 2.75e-15 1.39e-9 3.29e-6
7 4.97e-10 1.48e-10 2.48e-9 2.58e-17 1.74e-7 2.58e-16 3.58e-10 9.40e-7
8 4.99e-10 1.48e-10 1.04e-9 7.02e-18 4.74e-8 7.02e-17 2.25e-10 2.56e-7
Square
9 1.90e-9 3.04e-10 4.47e-8 2.73e-16 8.98e-7 2.73e-15 2.99e-9 4.85e-6
10 4.89e-10 1.52e-10 6.63e-9 7.94e-17 5.23e-7 7.94e-16 8.61e-10 2.82e-6
11 4.97e-10 3.05e-10 2.77e-9 5.99e-17 1.96e-7 5.99e-16 7.46e-10 1.06e-6
12 2.60e-10 1.04e-11 1.01e-8 1.19e-17 1.14e-6 1.19e-16 4.71e-10 6.17e-6
13 3.20e-10 1.04e-11 1.01e-8 9.19e-18 8.87e-7 9.19e-17 5.64e-10 4.79e-6
14 3.79e-10 9.21e-12 9.14e-9 5.84e-18 6.34e-7 5.84e-17 6.29e-10 3.42e-6
15 2.05e-10 3.07e-12 4.09e-9 1.32e-18 4.31e-7 1.32e-17 3.22e-10 2.33e-6
Top Hat
16 3.23e-9 2.15e-9 2.00e-8 3.74e-16 1.74e-7 3.74e-15 2.43e-9 9.39e-7
17 2.46e-9 1.14e-9 1.96e-8 2.84e-16 2.50e-7 2.84e-15 1.85e-9 1.35e-6
18 1.43e-8 5.83e-10 1.94e-8 1.65e-16 2.83e-7 1.65e-15 1.07e-9 1.53e-6
19 1.57e-9 1.51e-9 8.90e-9 2.52e-16 1.67e-7 2.52e-15 1.64e-9 9.01e-7
20 5.33e-10 9.05e-10 2.37e-9 1.12e-16 1.24e-7 1.12e-15 7.29e-10 6.70e-7
21 7.13e-10 3.52e-10 2.35e-9 2.87e-17 8.14e-8 2.87e-16 5.70e-10 4.39e-7
Expected Device Performance (Cont.)
Force, G 0 ___ _ 1 __ __ _____ __ _
Device Max Disp C, Max Disp dC dC/C dC/g dC/Ag FOM
ID [in] [F] [im] [F] [F] [F/g] [F/gm2]
Differential Top Hat
22 3.24e-9 2.04e-9 2.00e-8 3.74e-16 1.84e-7 3.74e-15 2.43e-9 9.91e-7
23 1.56e-9 1.43e-9 8.90e-9 2.52e-16 1.76e-7 2.52e-15 1.63e-9 9.52e-7
24 5.28e-10 8.33e-10 2.36e-9 1.1le-16 1.34e-7 1.le-15 7.23e-10 7.21e-7
Wedge
25 1.20e-9 1.63e-10 2.60e-7 1.13e-16 6.94e-7 5.66e-16 8.08e-10 3.75e-6
26 3.14e-10 8.15e-11 3.42e-9 2.83e-17 3.48e-7 1.42e-16 2.44e-10 1.88e-6
27 7.93e-11 2.16e-11 3.03e-10 2.09e-18 9.69e-8 1.05e-17 6.15e-11 5.23e-7
Pinwheel
28 1.23e-9 4.06e-11 2.37e-8 2.08e-17 5.13e-7 2.08e-16 1.87e-9 2.77e-6
29 8.60e-10 2.73e-11 6.69e-9 6.48e-18 2.38e-7 6.48e-17 1.19e-9 1.28e-6
Three Axis
30 1.90e-9 7.60e-11 4.47e-8 6.82e-17 8.98e-7 6.82e-16 1.71e-8 4.85e-6
31 4.89e-10 3.80e-11 6.63e-9 1.99e-17 5.23e-7 1.99e-16 1.32e-8 2.82e-6
32 4.97e-10 7.64e-11 I 2.77e-9 2.02e-17 2.65e-7 2.02e-16 9.18e-10 1.43e-6
2.5 Noise Analysis
Explained in Section 1.2.4, sensitivity is one of the defining features of the accelerom-
eter as it controls the resolution of the device. This section looks at sensitivity's lower
limit as dictated by the noise floor. Devices fall victim to two main classifications of
noise: random and interference. Interference noise is systematic resulting from the
coupling of signals, whereas random noise deals with intrinsic fluctuations. Because
we are interested in the fundamental noise floor of a single device, the focus here is
on random noise. Within the random noise classification, there are three contribu-
tions: thermal, shot, and flicker. Thermal noise results from random fluctuations of
charges moving through a resistive body. Shot noise is fluctuations in current due to
the quantization of charge. Flicker or 1/f noise results from a variety of phenomena
including charge traps and material creep. Because all devices operate above zero
Kelvin, thermal noise is inevitable. Similarly, shot noise is also unavoidable due to
the flow of current. Flicker noise is usually measured empirically and is therefore not
included in this prediction. Looking at the device itself, we focus here on thermal
noise.
Thermal noise can be predicted in many domains using the lumped element model.
For this analysis we return to the mass-spring-dashpot system of Section 1.2.3. This
equivalent mechanical model is used to describe the full dynamics of the system
by reducing the device to three variables: its spring constant, mass, and damping
coefficient. The lumped model view is shown in Figure 2-19 and includes the force
due to noise. Using this equivalent circuit the spectral density function for thermal
noise becomes
Sthermal f) = 4kBTb (2.18)
[H z
where kB is the Boltzmann constant, T is temperature, and b as before is the damping
coefficient. The force due to this contribution is
Ff [ NFnoiee = N/Sthermal (f) V _z(2.19)
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dx/dt
1/k
+ F applied
m
+ F_noise
b
Figure 2-19: Equivalent Circuit for Mass-Spring-Dashpot System
and restating Equation 1.2, the acceleration due to noise is
Fnoise Fm/s 2 -
anoise m [Hz] (2.20)
This is known as the brownian noise equivalent acceleration
_ 4kbTb _AkB bw os2~BNE A == b 4 (2.21)
mmQ 
_1&_
As derived previously, the transfer function for the mass-spring-dashpot system is
x = Fapplied + Fnise [m] (2.22)
Ms2i+ bs + k
Assuming again the device is operated below its resonant frequency the quasi-static
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response is
x = Fapplied + Fnoise [i] (2.23)k
which can also be written as
a amX = =k [m] (2.24)
Thus using the equivalent acceleration above we can predict the deflection of the
device which will result from thermal noise.
BNEA V4kbT b
x - 2 - [i] (2.25)
0
In order to apply this model the spring constant, mass, and damping coefficent were
calculated for each device. The mass, defined by the size and density of the materials,
was described in the device parameters of the last section. Once a voltage is applied,
the effective spring constant becomes
Keff = Kmechanical - Keiectrical [N/m] (2.26)
where Kmechanical is defined by the flexure mechanism and Keiectrical = COL . There-
fore the last piece to fully describe the accelerometer is the damping coefficient.
There are many different loss mechanisms which can contribute to damping. Some
common examples for MEMS devices include squeeze-film damping, electrical loss,
anchor loss, thermoelastic dissipation, gas damping, phonon-phonon scattering and
phonon-electron scattering. The damping coefficient is the summation of all of these
contributions.
b= Sbi (2.27)
which can also be written as
I = 1(2.28)
Accelerometers using comb drive mechanisms are typically defined by squeeze-film
damping as the gaps between their interdigitated fingers are much smaller than the
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capacitor widths. Replacing these air gaps with a dielectric capacitor, as done in this
design, eliminated this loss contribution. In light of this, anchor loss and thermoelastic
damping were investigated using Comsol but predicted large Q values. Instead, these
devices were dominated by gas damping. A Comsol analysis was used to extract
the expected damping coefficient by modeling the fluid structure interaction (FSI)
between the silicon device and the surrounding air. Figure 2-20 shows an example of
the time dependent transient response to a 1 g acceleration. The decaying exponential
envelope, a function of e-t, is used calculate the damping. It is important to note
that the transient response does not offer a pure decaying exponential. Instead, the
FEA analysis is subject to modal cross talk and requires Prony analysis [18]. The
data was imported into the Prony Toolbox extension of Matlab and used to extract
a [19] . Figure 2-20 also shows the Prony analysis fit for the example response. a
2 X 0 10
Prony Approximatl
1.5 Measured
0 0.001 0.002 0.003 0.004 0.005 0.006 0.007 0.008 0.009 0.01
Time
Figure 2-20: Transient Response from Comsol FSI with Prony Analysis
can then be used to calculate the expected damping coefficient
a = .w 0  (2.29)
where F is the damping ratio. We note that 0 < < 1 is an underdamped system,
( = 1 is a critically damped system, and C > 1 is an overdamped system. Using the
definition of damping ratio
b (2.30)
the damping coefficient becomes
b = 2ma (2.31)
54
Table 2.7: Expected Noise Due to Gas Damping
Device kmech keiec keff m b Q BNEA dX
ID [N/rn] [N/rn] [N/rn] [kg] [N-s] /[g/HM] [m]
Top Hat
16 324.0 0.029 324.0 5.7e-7 7.54e-4 18.05 6.24e-7 4.82e-13
17 324.0 0.056 324.0 5.7e-7 7.54e-4 18.05 6.24e-7 4.82e-13
18 324.0 0.107 324.0 5.7e-7 7.54e-4 18.04 6.24e-7 4.82e-13
19 1112.5 0.075 1112.4 8.0e-7 1.32e-3 22.54 5.93e-7 1.86e-13
20 8202.4 0.045 8202.4 1.0e-6 3.74e-3 24.69 7.64e-7 4.24e-14
21 1145.6 0.018 1145.6 2.0e-7 1.08e-3 14.04 2.13e-6 3.64e-15
As a baseline this noise analysis was completed for the 2D axisymmetric case using
the top hat device. The calculations are summarized in Table 2.7.
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Chapter 3
Fabrication
3.1 Overview
Developing a new MEMS fabrication process is a time-intensive endeavor that requires
many iterations of the engineering design cycle. As such, a majority of the project
timeline was spent on this stage. This chapter outlines the detailed process used to
build the devices described in Chapter 2.
This fabrication involves a combined surface and bulk process with seven mask
layers or lithography steps. These steps are broken into two phases: Front Side
Processing and Back Side Processing. Figure 3-1 shows a cross-sectional view. The
fabrication was completed in MTL's three cleanrooms. At the end of this chapter
there are two tables for reference. The first is a condensed version of the process flow
and the second lists all of the tools used for processing. All of the etching recipes are
listed in Appendix A.
Start with a
clean SOI
wafer
Etch sloped
sidewalls for
electrical pads
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Deposit and
pattern dielectric
and polysilicon
Etch silicon
to define
devices
Etch down
to handle
wafer
Deposit and
pattern titanium
and aluminum
Add silicon oxide
and photoresist
nested masks
Mask #7
Etch 400 pm
of silicon and
ash first mask
Etch remaining
silicon and
oxide
ESilicon ESilicon Dioxide NPolysillcon EDielectric OPhotoresist Metal
Figure 3-1: Cross Sections for Fabrication Process Flow
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3.2 Front Side Processing
Fabrication began with an SOI wafer. SOI wafers are a specialized type of substrate
containing an embedded insulator, usually of silicon oxide or sapphire, designed to
reduce parasitic capacitance. Originally developed for CMOS technology, these wafers
have also become an invaluable tool for MEMS fabrication. For this project a silicon
substrate was selected with a buried silicon oxide (BOX) layer creating a silicon,
oxide, silicon stack. As mentioned previously, the BOX serves as both an insulating
layer for the devices as well as an etch stop for several silicon etches. The SOI wafer
from Ultrasil had the following characteristics:
" Device layer
- Thickness: 2pm ± 0.5pm
- Resistance: 0.01-0.02 [Q-cm]
- Orientation: <100>
- Dopant: N-type (Antimony)
" Buried Oxide
- Thickness: 2pm
" Handle Wafer
- Thickness: 500pm ± 10pm
- Resistance: 0.01-0.02 [Q-cm]
- Orientation: <100>
- Dopant: N-type (Antimony)
3.2.1 Potassium Hydroxide Etch of Device Layer
The first stage of processing involved etching a pattern through the device layer down
to the BOX for electrical traces. As described previously, there are two contacts
to the capacitor electrodes. The bottom electrode is the silicon device layer and
the top electrode is a deposited polysilicon layer. Bringing the traces of the top
electrode away from the capacitor would result in significant additional capacitance.
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Anticipating this, the top electrode
traces were instead patterned on the
insulating BOX layer. This first step
etched through the device layer to clear
areas for these traces. In order to en-
sure electrical contact over the 2 pm
step height, an anisotropic potassium hy-
droxide (KOH) etch was selected. KOH Figure 3-2: Sloped Sidewall Produced by
KOR Etching of <100> Silicon
preferentially etches the <100> crystal-
lographic orientation of silicon thus producing a 54.7' sloped sidewall with the surface
as shown in Figure 3-2 [13].
A mask for the etch was first deposited and patterned choosing silicon nitride for
its high selectivity. The wafers were RCA cleaned and placed in the MTL 6D furnace
which deposited 100 nm of PECVD silicon nitride (18 A/min). The wafers were then
coated with 1pm of SPR700 resist and exposed using the stepper for 150 ms. A
hot plate hard bake at 120'C ensured resist integrity during the subsequent plasma
etch. Silicon nitride was etched in the AME5000 plasma etcher using a CF 4 and 02
chemistry with an approximate etch rate of 19 A/sec (Recipe A.2). The resist was
then ashed and piranha cleaned (3 parts sulfuric acid to 1 part hydrogen peroxide) to
complete the KOH mask. The second step involved running the actual KOH etch. A
30 sec hydrofluoric acid (HF) dip (50:1 concentration) prior to the etch helped clean
the exposed silicon surface. The wafers were then etched in a 250g/L KOH bath
heated to 80'C which etched approximately 1 pm/min. The buried oxide was used
as an etch stop allowing for an overetch to compensate for variations in the device
layer thickness. Following the etch the wafers went through a double piranha and 1
min 50:1 HF clean. In the final step the silicon nitride mask was removed from the
wafers in a 165'C hot phosphoric acid bath with a 10% overetch. The etch rate was
measured as 66.8 A/min. Figure 3-3 shows the sloped sidewall trenches produced by
KOH.
60
Figure 3-3: KOH Etch of the Silicon Device Layer
3.2.2 Formation of Capacitors
The second stage of processing deposited and patterned the sensing capacitors on
top of the silicon flexures. There are many different dielectrics which can be used
depending on desired capacitance, breakdown voltage, and other performance factors.
The figure of merit listed in equation 1.12 is proportional to Vmax which is related to
the breakdown voltage. For these devices, silicon oxide was selected as it boasts a
high breakdown voltage also allowing for a smaller capacitor gap.
First, the dielectric and electrode layers were deposited using the LPCVD furnaces.
After an RCA clean, the wafers went into 5D depositing 8 nm of oxide (actual result
8.8 nm) in 19 min. The wafers were then immediately transferred to the 6A furnace
to add 200 nm of n+ polysilicon. Once complete, the capacitor stack went into the 5B
furnace annealing at 950 C for 20 min. Ellipsometry measurements after the anneal
showed the oxide thickness had increased from 8.8 nm to 10.5 nm. This may be due
to additional oxidation of the device layer during the subsequent furnace steps and
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needs to be accounted for during processing. Four point probe measurements showed
an average sheet resistance of 108.1 Q/E for the polysilicon layer.
To pattern the capacitors, a 1.2 pm coat of SPR700 photoresist was exposed using
the stepper (210 ms) and developed with the automatic developer track. The wafers
were then transferred to the AME5000 for etching and monitored using ellipsometry
measurements of the oxide polysilicon stack. The polysilicon was etched first with a
breakthrough recipe (A.3) designed to remove any residual resist from the previous
photolithography step as well as any native oxide on the surface. Keeping the wafer
under vacuum, it was transferred to the next plasma chamber for the polysilicon
recipe outlined in A.4. The etch rate measured 3.9 nm/sec and a 15% overetch was
factored in. Because the recipe etches silicon oxide, a timed etch was necessary.
Following the successful removal of polysilicon, the wafer underwent a mild oxide
etch as listed in Recipe A.5. The low power setting reduced the etch rate allowing
for a more controlled etch of the thin dielectric. This recipe measured an etch rate of
2.7 A/sec and a 15% overetch was included. It is important to note that the plasma
chemistry used above results in polymer formation on the surface so, following the
etch, the wafer was cleaned in a 1 min 50:1 HF bath. Afterwards an oxygen plasma
clean and piranha bath removed the photoresist mask.
This completed the capacitors on the front side of the wafer, but the oxide polysil-
icon stack was still present on the back. To remedy this, the front side of the wafer
was coated with protective resist and hard-baked for 2 min on a 120'C hotplate. The
wafers were then placed upside down in the LAM-490 and blanket etched using the
polysilicon etch listed (Recipe A.6). Upon completion, protective resist was removed
using an oxygen plasma followed by a piranha bath.
3.2.3 Plasma Etch of Device Layer
With the capacitors patterned on the wafer, the third stage defined the size and shape
of both the flexures and proof masses. This required another silicon etch through the
device layer but this time with vertical sidewalls. In order to ensure this sidewall, the
wafer was etched using the STS deep reactive ion etcher (DRIE). While this tool is
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typically used with a Bosch process for deep etches (>3 pm), it also provides a reliable
vertical sidewall using a shallow etch recipe with continuous gas flow (Recipe A.7).
In addition, this silicon device layer etch was used to pattern two die with contact
alignment marks allowing for later backside alignment. Their placement is shown in
Figure 3-4. Red die indicate useable devices and white die indicate contact alignment
marks. The white die are placed inside the yellow trapezoids representing the available
range of the backside optics. The layout of the alignment marks are included in
Figure B-11 of Appendix B.
Figure 3-4: Wafer Contact Alignment Marks Added Using a Stepper Mask
2.2 pm of SPR700 resist were spun onto the wafer and exposed for 210 ms using
the stepper. The wafer was then baked at 115'C, developed, and hard-baked at 1200 C
for 1 min. It was then transferred to the STS etcher and silicon etched at a rate of
420 nm/min. The etch was not uniform across the wafer warranting an overetch to
clear the outside features. Similar to the etch in Section 3.2.2, a polymer formed on
the sidewall. This polymer cannot be removed with an HF dip but instead requires
a furnace oxidation and HF strip. For this process it was opted to leave the polymer
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as it should not affect the devices. Figure 3-5 shows the vertical profile of this silicon
etch.
Figure 3-5: Straight Sidewall Etch of the Silicon Device Layer
3.2.4 Buried Oxide Etch
As said in Section 3.2.1, the capacitor has two electrodes and therefore two electrical
traces. Contact to the bottom electrode is placed directly on the device layer whereas
contact to the top electrode is routed over the BOX (to reduce parasitic capacitance).
Because the devices are fabricated on an SOI wafer, the two contacts described would
leave the handle wafer electrically floating. To avoid this, a third metal contact was
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included to ground the handle wafer.
The device layer above these contacts was cleared during the previous KOH etch.
A buffered oxide etch (BOE) was used to remove the BOX and clear areas for the
handle wafer contact. First 2.2 um of SPR700 photoresist were spun on the wafer and
exposed for 370 ms using the stepper. The resist mask was hard-baked on a 1200 C
hotplate for 2 min. To ensure the mask was fully baked, the wafer was then placed
in the 120'C convection oven for an additional 10 min. The oxide was etched in 5
min increments and, halfway through, the resist was re-baked on a 115'C hotplate
for 2 min to help with resist adhesion. Residual surface contaminants prevented the
oxide from clearing cleanly in all the features. To avoid further resist delamination
in BOE the wafer was switched to a dry oxide etch on the LAM-590 (Recipe A.8).
Once the features cleared, it was re-submerged in BOE for 1 min to ensure a clean
silicon surface. The resist mask was stripped and the wafer cleaned using a piranha
bath.
3.2.5 Silicon Oxide Deposition
This stage prepared the wafer for further backside processing. As shown in Figure 3-
1, the backside etch uses a nested mask of silicon oxide and photoresist. In order to
ensure oxide's high selectivity during this deep silicon etch, PECVD oxide must be
annealed. This is a high temperature step, so the oxide was deposited prior to adding
the metal contacts.
Silicon oxide was deposited using the Oxford 100 PECVD chamber. Immediately
before deposition, the wafers were cleaned with a piranha bath and 50:1 HF dip. Inside
the chamber, 160 sccm N2, 710 sccm N20, and 9 sccm SiH4 reacted in a plasma to
deposit silicon oxide at 350'C. The deposition rate was measured as 63 nm/min for a
total of 31 min and 45 sec. The wafers were then loaded into the furnace and annealed
at 945'C for 40 min.
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3.2.6 Metal Lift-off
The last phase of front side processing deposited metal for the electrical contacts.
This was done by adding a titanium-aluminum stack in a lift-off process. The wafers
were coated with HMDS and 2.2 pm of AZ5214 image reversal photoresist. After a
prebake in the 95'C convection oven (30 min), the resist was exposed on the stepper
for 140 ms. The critical post-exposure bake was done on a hot plate at 120*C for
2 min to cross-link the exposed resist. This was followed by a flood exposure for 1
min and then development in AZ422. To ensure good contact, the wafers saw a 5
min descum at 1000 W as well as a 1 min 50:1 HF dip to remove native oxide. 50
nm of titanium was deposited as an adhesion layer followed by 500 nm of aluminum.
The resist and unwanted metal was removed in acetone using an ultrasonic bath.
Figure 3-6 shows the metal contacts patterned on each of the traces as well as the
connection over the device layer step height.
Figure 3-6: Metal Contacts after Lift-off
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3.3 Back Side Processing
With the devices fully defined on the front side, the back side bulk processing per-
formed the final release step by etching through the handle wafer. Throughout this
processing, thick photoresist was coated on the top side of the wafer to protect the
devices.
3.3.1 Nested Mask Patterning
To allow the mass to move in the direction, it must be recessed from the bottom
of the wafer. Rather than using custom packaging, this functionality was built into
the fabrication process with a nested mask. The first mask was made using thick
photoresist and the second from the silicon oxide deposited in Section 3.2.5. Figure 3-
7 indicates the silicon etched from the handle wafer using each mask in the two stage
process. To pattern the masks, the oxide was etched first and then the photoresist
was added on top.
ESilicon
EDielectric
NPolysilicon
Metal
!Photoresist Mask
Back Etch #1
sHard Oxide Mask
Back Etch #2
Figure 3-7: Nested Mask Patterning
After the deposition of HMDS, 10 pm of AZ P4620 photoresist was spun on the
top side of the wafer and baked for 10 min. The wafer was then flipped over and
1 pm of OCG-825 photoresist was spun on the back side prebaking at 90'C for 30
min. To align the back side pattern to the existing front side devices, lithography
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transitioned from stepper to contact. The contact alignment marks from the previous
device layer etch in Section 3.2.3 were used for positioning, exposing the resist for 2.3
sec and developing in OCG-934. The OCG resist called for a hard-bake at 120 0C but
the wafer was baked at a lower 90'C to avoid burning the thick top side resist. A
5 min descum at 1000 W removed any residual resist after development. The wafer
was then loaded into the LAM-590 etching oxide at 240 nm/min using Recipe A.9 in
Appendix A. The recipe was not uniform across the wafer and therefore required a
25% overetch to clear all of the die. Considering its minute affect on the handle wafer
thickness, this non-uniformity and overetch was acceptable. Following the etch, the
resist was removed using stages of acetone and microstrip.
For the second mask, protective resist was again coated on the top side of the
wafer. After a 10 min bake, the wafer was flipped over spinning an identical 10 Mm
of thick photoresist on the back side. A 60 min prebake at 90'C removed all resist
solvent. For lithography, it is important to note that thick resist will burn under
extended UV exposure. Therefore, this step opted for two exposure intervals of 10
seconds each, separated by a 10 second wait time. The wafer was developed in AZ405
and underwent an optional hardbake (30 min at 90'C) as the mask was later used for
a extended DRIE plasma etch.
3.3.2 Handle Wafer Back Etch
Once the masks were patterned on the back side of the wafer, all of the materials were
in place to finish the devices. The final back etch removed the handle wafer and BOX
below the flexure areas leaving sensitive membranes which supported large hanging
masses. Cleaving the die after this release would have been catastrophic so the SOI
wafer was divided into individual die before the back etch. This was also beneficial
as the non-uniformity of the STS etcher would have significantly reduced yield had
the whole wafer been etched in one try. Unfortunately, the DRIE tool only accepts 6
inch wafers so individual die were mounted on a silicon bulk wafer coated with thick
resist.
After mounting, the pieces were baked for 40 min at 90 0C. Timing for this bake
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was important as over-baked resist would provide an inadequate heat sink causing
the pieces to burn. The mounted pieces were placed in the STS1 DRIE etcher and
a 20 second oxygen plasma (Recipe A.11) was used as a descum. This was followed
by an extended silicon etch using Recipe A.10. The etch rate was measured at 2.4
pm/min processing in intervals to ensure that the pieces did not overheat. After
etching 425pm (400pm to define the masses plus 25pm to allow for overetching) the
die were dismounted in acetone to remove the photoresist mask. The pieces were
then remounted on a new silicon wafer and etched down to the BOX. Because of
varying aspect ratios, a 10% overetch (18 minutes) was needed to clear the majority
of devices. The pieces were again dismounted in acetone placing them on a hot plate
to dry.
A couple of issues were encountered during this two phase silicon etch:
e The wafer size constraints of the DRIE tools added complexity to the fabrication
process by requiring a mount and dismount procedure for each etch phase. Not
only did the resist mount burn during the extended plasma exposure, it also
subjected the fragile pieces to two wet release steps. This undesirable handling
caused some devices to crack and break off.
e It was observed that the BOX etch stop often fractured during the final steps
of the etch. Most likely this is due to overheating or pressure variation from the
cycling Bosch process. Nonetheless, these cracks may have also impacted the
integrity of the final structures causing them to break.
o The varying aspect ratios between devices caused some of the larger ones to
clear far earlier than their smaller counterparts. A significant overetch would
result in footing at the BOX - handle wafer interface reducing contact between
the mass and flexure. An effort was made to minimize this variation by using a
constant pressure recipe. Even with this improvement smaller devices, like the
pinwheel and small squares, did not etch down to the BOX. To maximize yield
for this iteration, these smaller devices were sacrificed choosing to focus on the
ones which cleared first.
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* Plasma etches are subject to some directionality based on the wafer surface.
This was observed when die were individually mounted to the carrier wafer as
the masses on the outside edge appeared displaced compared to those in the
center. To counter this one die was surrounded by four or eight sacrificial pieces
in an effort to make the plasma more vertical.
3.3.3 Oxide Removal and Sinter
The last etch removed the hard oxide mask from the backside of the wafer as well as
the BOX holding the devices to the substrate. For this, an ECR plasma etcher was
necessary. This tool used microwaves, with the electron-cyclotron resonance effect, to
generate a low temperature plasma for etching. The benefit was that it also applied
an radio frequency (RF) signal biasing the sample and making the plasma more
directional. This anisotropy was essential in order to reach the BOX inside the high
aspect ratio trenches. That being said, the increased plasma directionality did come
at some costs. Because the available tool only accepted 4 inch wafers the piece had
to be dismounted prior to the etch leaving the top side devices in direct contact with
the carrier wafer. An initial test showed that the die drifted during the etch causing
significant scratching, therefore, mounting with kapton tape was necessary to hold
the pieces. In addition, the available tool did not have CHF 3 which provides the best
selectivity to silicon. Instead CF 4 was used combined with hydrogen to help improve
the selectivity.
The pieces were mounted on a 4 inch silicon carrier wafer using kapton tape over
the four corners. The chemistry etched the surface oxide (from the hard oxide mask)
at a rate of 110 nm/min. The BOX inside the trenches etched at a much slower rate
requiring approximately 55 min of plasma. Similar to the silicon etch in Section 3.3.2,
devices cleared at different times resulting non-ideal etch profiles. Figure 3-8 shows
the lateral undercut after the BOX etch.
To improve the electrical conductivity of the metal the final processing step was to
sinter. The pieces were placed inside the furnace and heated to 450 C while flowing
forming gas (30 min). The elevated temperature improved metal contact to the
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Figure 3-8: Final Oxide Removal of BOX
electrodes while the hydrogen gas flow helped to eliminate charge traps. Figure 3-9
shows a completed device. The 400gm silicon mass, shown in the center, is supported
by two wedge shaped beams each patterned with a dielectric capacitor.
Figure 3-9: Final Tilted View of a Wedge Device
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3.4 Views of Completed Devices
The following set of images shows a top side view of some completed devices. Figure 3-
17 at the end is an SEM of a broken device showing the mass's position with respect
to the top pattern. To understand the layout of each device refer to the layout guide
in Appendix B.
Figure 3-10: Top View of a Beam Device
Figure 3-11: Top View of Square Devices
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Figure 3-12: Top View of a Differential Beam
(a) Top Hat (b) Differential Top Hat
Figure 3-13: Top View of the Top Hat Devices
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Figure 3-14: Top View of a Wedge Device
Figure 3-15: Top View of an Unreleased Pinwheel
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Figure 3-16: Top View of a Three Axis Device
Figure 3-17: Cross Section of an Unreleased Device
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3.5 Summary of Process Flow
A summary of the front-side and back-side processing is listed in Table 3.1 and tools
used for this fabrication are in Table 3.2.
Stage Step Description
Front Side Processing
1. Start Start with a clean 6 inch SOI
wafer (2pm device layer, 2pm
buried oxide, 500pm handle
wafer)
2. Etch Spin on photoresist Etch the device layer (silicon)
Expose down to the buried oxide layer.
Develop Sloped side walls for this etch al-
Etch Silicon low for electrical contact between
Ash/Clean the metal pads and the device
electrodes
3. Deposit LPCVD Use low pressure chemical vapor
deposition to deposit 10 nm of sil-
icon nitride or silicon oxide for the
dielectric
4. Deposit LPCVD Use LPCVD to deposit 200 nm of
Anneal polysilicon for the top electrode
5. Etch Spin on photoresist Pattern the polysilicon and di-
Expose electric to form the device capac-
Develop itors
Etch Polysilicon
Etch Dielectric
Ash/Clean
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6. Etch Blanket etch Polysilicon Etch both the polysilicon and the
Blanket etch Dielectric dielectric from the backside of the
wafer
7. Etch Spin on photoresist Etch the device layer a second
Expose time using straight sidewalls to
Develop define the flexing beams
Etch Silicon
Ash/Clean
8. Etch Spin on photoresist Use a wet etchant (BOE) to etch
Expose the buried oxide layer down to the
Develop handle wafer for electrical contact
Etch Silicon Oxide
Ash/Clean
9. Lithography Spin on image reversal resist Spin on and pattern image rever-
Expose sal photoresist in preparation for
Flood Expose evaporation
Develop
Descum
10. Deposit Evaporate Use the electron beam deposition
tool to evaporate 50 nm of Tita-
nium and 500 nm of Aluminum
for the metal contacts
11. Lift-off Lift-off Lift-off photoresist in acetone
Ultrasonic Clean leaving metal for the electrical
IPA + Nitrogen Dry contacts
Back Side Processing
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12. Deposit PECVD Use plasma enhanced chamical
Anneal vapor deposition to deposit 2pm
of silicon oxide for the first nested
mask
13. Protect Spin on thick resist Add 10pm of photoresist to the
front side of the wafer
14. Etch Spin on thin resist Pattern the oxide on the back side
Expose of the wafer to define the side
Develop walls of the released mass
Etch silicon oxide
Clean
15. Lithography Spin on thin resist Spin on 10pm of photoresist and
Expose pattern for the second nested
Develop mask
16. Singulate Cleave Cleave the wafer into individual
Nitrogen Gun die
17. Mount Attach Place individual die on a carrier
wafer using photoresist
18. Etch DRIE Use DRIE to etch 400pm from
Dismount the handle wafer. Dismount and
Ash clean the pieces using an ultra-
Remount sonic bath in acetone. Then re-
DRIE mount the pieces and etch the fi-
nal 100pm using the nested oxide
mask to define the proof mass
19. Dismount Acetone Remove the devices from the han-
Dry dle wafer
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20. Etch RIE Remove both the oxide mask and
the buried oxide from the back-
side of the beams using a plasma
etch
Table 3.1: Summary of Fabrication Process Flow
Stage Process Steps Tool Lab
Front Side Processing
1. Etch Device Layer 1
(sloped sidewalls for
electrical traces)
a) RCA Clean
b) LPCVD Furnace - De-
posit Nitride (100 nm)
c) Anneal
d) Ellipsometry
e) Spin thin positive resist
f) Expose
g) Develop
h) Etch nitride
i) Inspect
j) Ash
k) Etch Silicon
1) Double
Clean
m) Remove
Piranha + HF
nitride mask
rca-ICL
6D
5B
UV1280
Coater6
i-Stepper
Coater6
AME5000
P10
Asher-ICL
KOH Wet
tion
Acidhood
Hot
Acid
Phosphoric
Wet Bench
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ICL
ICL
ICL
ICL
ICL
ICL
ICL
ICL
ICL
ICL
EML
TRL
ICL
Sta-
2a. Deposit Nitride a) RCA Clean rca-ICL ICL
b) LPCVD Furnace 6D ICL
-or-
2b. Deposit Silicon a) RCA Clean rca-ICL ICL
Oxide b) LPCVD Furnace 5C ICL
3. Deposit a) LPCVD n+ poly 6A ICL
Deoi nm) b) Anneal 5B ICL
c) Ellipsometry UV1280 ICL
a) Spin on thin positive re- Coater6 ICL
sist
b) Expose i-Stepper ICL
c)DvlpCoater6 ICL
4. Pattern Capacitors c) Develop
d)Eth olsiicnAME5000 ICL(front side of the wafer) d) Etch Polysilicon
e) Etch Nitride/Oxide AME5000 ICL
f) HF Clean Acidhood2 TRL
g) Inspect P10 ICL
h) Ash Asher-ICL ICL
i) Piranha Clean Premetal- ICL
Piranha
a) Spin protective resist on Coater6 ICL
5. Blanket Etch (back front
side of the wafer) b) Etch Polysilicon LAM 490 ICL
c) Etch Nitride/Oxide LAM 490 ICL
d) Piranha Clean Premetal- ICL
Piranha
6. Etch Device Layer 2
(straight sidewalls for
devices)
a)
b)
c)
d)
e)
Spin thin positive resist
Expose
Develop
Etch Silicon
Piranha Clean
Coater6
i-Stepper
Coater6
STS2
Strip-Piranha
ICL
ICL
ICL
TRL
ICL
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f) Piranha Clean Premetal-
Piranha
ICL
a) Spin thin positive resist Coater6 ICL
b) Expose i-Stepper ICL
7. Etch BOX c) Develop Coater6 ICL
d) Wet Etch - BOE OxEtch-BOE ICL
e) Piranha Clean Strip-Piranha ICL
a)Piana lenPremetal- ICL
8. Deposit Oxide (back a) Piranha Clean
Piranha
side of wafer) b) PECVD Oxide
b)PEVDOxdeOxford 100 ICL
c) Anneal B3 TRL
a) HMDS HMDS-TRL TRL
b) Spin image reversal resist Coater TRL
c) Expose i-Stepper ICL
9. Photolithography d) Blanket Exposure EV1 TRL
e) Develop Photo-wet-r TRL
f) Descum Barrel Asher TRL
g) HF Dip Acidhood2 TRL
10. Deposit Metal Evaporate 50 nm Ti + 500 ebeam-Au TRL
nm Al
a) Ultrasonic in acetone Photo-wet-au TRL
11. Liftoff in acetone b) Rinse in IPA Photo-wet-au TRL
c) Nitrogen Dry Spin Dryer TRL
Back Side Processing
12. Pattern Oxide Mask
(Nested Mask #1)
a)
b)
c)
d)
e)
f)
Spin thick resist on front
Spin thin resist on back
Expose
Develop
Descum
Etch oxide
Coater
Coater
EV-LC
Photo-wet-r
Barrel Asher
LAM-590
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TRL
TRL
TRL
TRL
TRL
TRL
g) Ultrasonic Clean in Ace-
tone
h) Ash
Photo-wet-au
Barrel Asher
a) Spin thick resist on front Coater TRL
13. Deposit Photoresist b) Spin thick resist on back Coater TRL
c) Expose EVi TRL
Mask (Nested Mask #2) d) Delop
d) Develop Photo-wet-r TRL
e) Descum Barrel Asher TRL
a) Cleave Cleaving Station TRL
14. Singulate
b) Nitrogen Gun to blow Cleaving Station TRL
particles
a) Spin thick resist on han- Coater TRL
15. Mount dle wafer
b) Mount pieces Coater TRL
c) Bake Prebake Oven TRL
a) DRIE (400pm) STS1 TRL
b) Dismount with Acetone Photo-wet-au TRL
c) Ash Barrel Asher TRL
16. Etch d) Spin thick resist on han- Coater TRL
dle wafer
e) Mount Pieces Coater TRL
f) Bake Prebake Oven TRL
g) DRIE (100pm) STS1 TRL
17. Dismount a) Acetone + IPA Photo-wet-au TRL
b) Hotplate Dry Hotplate TRL
18. Blanket Oxide Etch a) RIE Plasmaquest TRL
(mask removal and final
release)
19. Clean a) Ash Barrel Asher TRL
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TRL
TRL
20. Passivation a) Forming Gas Bi TRL
Table 3.2: Cleanroom Tool Reference
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Chapter 4
Testing and Future Work
Following the completion of fabrication, the die were imaged and then removed from
the cleanroom for initial capacitor testing.
NW
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- -20
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Figure 4-1: Three Dimensional Views of Device Deflection after Fabrication
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4.1 Initial Characterization
The completed die were first studied using the Wyco interferometer. This system
images the surface of the die providing valuable information about the deflection of
the released devices. Some examples of these scans are shown in Figure 4-1.
The images reveal an unexpected bowing in the suspensions more prominently
seen in the larger, flexible beams. This may be due stress in the beams but most
likely it is caused by the non-ideal BOX etch used at the end of fabrication. Given
the high aspect ratios of the back-side trenches, the center of the larger, open areas
clear first. Combined with low selectivity of the CF 4 plasma, silicon is mostly etched
during the subsequent overetching leaving these center regions weaker. Alternatives
to this final oxide etch are currently being investigated.
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Figure 4-2: Nonideal CV Measurements After Sintering
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4.1.1 Capacitor Testing
Despite these non-idealites, the first die was tested on a probe station to capture
nominal capacitance values. Contact to the top and bottom electrodes was fed into
an Aglient B1500A Semiconductor Device Parameter Analyzer using combination
force-sense probes to mitigate cabling parasitics. Capacitor-voltage (CV) measure-
ments were gathered for a variety of devices but unfortunately the curves did not
match expected shapes. To provide a reference, an additional unreleased die was
also measured using the same testing set-up. These curves, more closely matched the
expected depletion-accumulation behavior. Figure 4-2, on the previous page, shows
an example of the CV measurements taken from the unreleased and released die.
A literature search suggests that the unexpected CV curves more closely resemble
a Shottky barrier behavior [20]. In light of the successful CV measurements for the
unreleased chip, the back etch was redone using a new set of die. Devices were inter-
mittently removed from the cleanroom in order to monitor their CV characteristics.
One die was removed after the silicon etch and another after the BOX etch. Both tests
revealed expected CV measurements as shown in Figure 4-3 and 4-4. In response to
this discovery, it was opted to omit the final sintering step for future devices.
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Figure 4-3: CV
Voltage (V)
Characteristics After Handle Wafer Silicon Etch - Device 17
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Figure 4-4: CV Characteristics After Silicon Oxide (BOX) Etch - Device 18
One complete die, without sintering, was then tested on the probe station mea-
suring nominal capacitance values for each device. Not all of the devices survived
but those with appropriate CV curves are listed in Table 4.1. The variation from
expected values can be due to a number of factors. Parasitics from the test set-up
and device layout will alter the measured value. In addition, warping of the flexure
membranes, as was seen in Section 4.1, can cause changes in the nominal values by
bending the dielectric.
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Table 4.1: Nominal Capacitance Values for the First Completed Die
Device ID Measured Capacitance Expected Capacitance
Beam
1 446 pF 460 pF
2 169 pF 153 pF
5 173 pF 153 pF
Differential Beam
8 Right 138 pF 148 pF
8 Left 137 pF 148 pF
Square
9 292 pF 305 pF
11 455 pF 305 pF
Top Hat
16 1.88 nF 2.15 pF
17 1.00 nF 1.14 pF
18 516 pF 583 pF
19 1.32 nF 1.51 pF
21 319 pF 352 pF
Differential Top Hat
22 Outer 1.78 pF 2.04 pF
24 Outer 728 pF 833 pF
Wedge
26 109 pF 81.5 pF
27 54 pF 21.6 pF
Three Axis
32 Top 79 pF 76 pF
32 Right 78 pF 76 pF
32 Bottom 80 pF 76 pF
32 Left 80 pF 76 pF
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4.2 Future Work
The next stage is to package these devices and test their response to controlled ex-
ternal accelerations. This will be done by wire bonding the aluminum contacts and
mounting the packaged chip on a shaker table. An example of the bonding schema is
shown in Figure 4-5.
Handle Wafer Pad
Ground
Poly Layer Pad
Top Electrode
Device Layer Pad
Bottom Electrode
Figure 4-5: Bond Pad Assignments for Accelerometer Testing
4.2.1 Accelerometer Testing
These accelerometers will be tested using a standard capacitance measurement cir-
cuit. A sinusoidal voltage source, V, is connected to the device which in turn is
fed to a transimpedence amplifier. In the case of a differential capacitor, the output
voltage from this stage, V, is a function of the two measured capacitors as well as
the amplifier's feedback capacitor [15].
C1 - C2 V
CF
(4.1)
The signal from this amplifier is then sent to either a peak detector or synchronous
demodulator with a low pass filter to extract the slowly varying envelope from the
high frequency waveform. Figure 4-6 shows an example of the testing set-up.
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C +IV
Differential capacitor
V30cos(Ot) Low-pass filter
A d L PF output
source 
.1
Inverter Amuplifier Synchronousdemodulator
Figure 4-6: Testing Set-up for Differential Capacitor Using Synchronous Demodula-
tion [2]
4.3 Conclusion
This thesis presented the theory and model for a new capacitively-sensed accelerom-
eter with dielectric transduction. A variety of devices were investigated and charac-
terized using analytical and simulated performance to compare them to traditional
air gap structures. A set of devices was then selected varying both suspension and
capacitor patterns. A fabrication process was generated, developed, and tested. In
the initial run, a number of devices exhibited capacitance characteristics comparable
to expected values providing first-level validation of fabrication feasibility.
Significant work yet remains to verify and improve the performance of these de-
vices. Analysis of additional runs will determine fabrication variation. Given initial
capacitor testing fell within an order of magnitude, it is expected that process-level
refinement will yield devices within required tolerances. Accelerometer testing of ex-
isting structures will provide a baseline for performance. Looking at issues such as
shock survivability, stiction, packaging, and particulate contamination, further test-
ing will evaluate the operational and manufacturing benefits of this new design. In
the future, optimization of device dimensions and comparison of different dielectrics
can provide additional insight into the advantages of these accelerometers.
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Appendix A
Cleanroom Recipes
Chamber Parameters
Servo Pressure 200 mTorr
Magnetic Field 50 Gauss
RF Power 100 W
Gas Flow
02 30 sccm
Table A.1: AME5000 Descum
Chamber Parameters
Servo Pressure 50 mTorr
Magnetic Field 100 Gauss
RF Power 250 W
Gas Flow
CF 4  8 sccm
02 6 sccm
Table A.2: AME5000 Silicon Nitride Etch
Chamber Parameters
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Table A.3: AME5000 Breakthrough Etch
Table A.4: AME5000 Polysilicon Etch
Chamber Parameters
1, Stab 2, Etch
Servo Pressure 200 mTorr 200 mTorr
Magnetic Field 30 Gauss 30 Gauss
RF Power 0 W 200 W
Gas Flow
CHF 3
CF 4
45 sccm
15 sccm
45 sccm
15 sccm
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1, Stab 2, Descum 3, Stab 4, Etch
Time 5 sec 15 sec 5 sec 5 sec
Servo Pressure 200 mTorr 200 mTorr 100 mTorr 100 mTorr
Magnetic Field 50 Gauss 50 Gauss 50 Gauss 50 Gauss
RF Power 0 W 100 W 0 W 400 W
Gas Flow
CF 4  0 sccm 0 sccm 30 sccm 30 sccm
02 30 sccm 30 sccm 0 sccm 0 sccm
Chamber Parameters
1, Stab 2, Etch 3, Overetch
Servo Pressure 200 mTorr 200 mTorr 100 mTorr
Magnetic Field 50 Gauss 50 Gauss 50 Gauss
RF Power 0 W 350 W 75 W
Gas Flow
CL 2  20 sccm 20 sccm 0 sccm
HBR 20 sccm 20 sccm 40 sccm
A 100 sccm 100 sccm
Table A.5: AME5000 Shallow Silicon Oxide Etch
1 2 3 4
Time (min:sec) 00:30 Varies Varies 00:30
Chamber Parameters
Pressure (mTorr) 400 400 500 10
RF Top (W) 0 200 100 0
Gap (cm) 0.5 0.5 0.5 1.35
Gas Flow
He (sccm) 134 134 134 0
CL 2 (sccm) 96 96 96 0
Table A.6: LAM490 Polysilicon Etch
Pressure Parameters
Pressure 25.0 mTorr
Tolerance 25%
Base Pressure 5.0 mTorr
Pressure Trip 45.0 mTorr
Gas Flow
SF 6  35 sccm
Tolerance 50%
C4 F8  70 sccm
Tolerance 25%
RF Power
Mode
Platen Power
Tune
Coil Power
Simultaneous
100 W
50%
600 W
95
SAR
50%
Table A.7: STS2 Shallow Silicon Etch
1 2 3 4 5
Time (min:sec) 01:00 01:00 Varies Varies 01:00
Chamber Parameters
Pressure (Torr) 0.01 2.8 2.8 2.8 0.01
RF Top (W) 0 0 450 450 0
Gap (cm) 1.35 0.4 0.4 0.4 1.35
Gas Flow
0 2 (sCcm) 0 0 0 0 0
He (sccm) 0 120 120 120 0
CHF 3 (seCm) 0 30 30 30 0
CF 4 (seCm) 0 90 90 90 0
Table A.8: LAM590-ICL Silicon Oxide Etch
1 2 3 4 5
Time (min:sec) 01:00 01:00 Varies 00:01 01:00
Chamber Parameters
Pressure (Torr) 0 2.8 2.8 2.8 0
RF Top (W) 0 0 600 0 0
Gap (cm) 1.35 0.6 0.6 0.6 1.35
Gas Flow
02 (seCm) 0 0 0 0 0
He (secm) 0 120 120 120 0
CHF 3 (seCm) 0 45 45 0 0
CF 4 (scCm) 0 75 75 0 0
Table A.9: LAM590-TRL Silicon Oxide Etch
96
Tune
Table A.10: STS1 Deep Silicon Etch
Pressure Parameters
Base Pressure 0.0 mTorr
Process Pressure 25.0 mTorr
Gas Flow
02 49 sccm
RF Forward Power
Coil Power 800 W
Platen Power 200 W
Table A.11: STS1 02 Clean
1 2 3
Time (min:sec) 00:30 00:05 Varies
Chamber Parameters
Pressure (mTorr)
ECR System (W)
RF System (V)
15.0
0
0
15.0
50
50
15.0
500
50
97
Passivation Etch
Pressure Parameters
Base Pressure 0.0 mTorr 0.0 mTorr
Process Pressure 31.0 mTorr 31.0 mTorr
Gas Flow
SF 6  0 sccm 140 seem
C4 F8  0 sccm 95 sccm
RF Forward Power
Coil Power 600 W 600 W
Platen Power 0 W 140 W
Gas Flow
02 (seem) 5 5 5
He (secm) 15 15 15
H2 (seem) 25 25 25
CF 4 (seem) 40 40 40
Table A.12: Plasmaquest Silicon Oxide Etch
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Appendix B
Layout Reference
This appendix summarizes the layout used for each type of device. Two views are
shown. The right side is the front-side processing so it illustrates the device as visible
from the top side. The left side includes the masks used for back-side processing.
This view shows the placement of the hanging mass with respect to the suspension.
Table B.1 below explains the relevant color scheme.
Table B.1: Color Reference for Device Layout
Release window the for first back-side etch
Additional area added for second back-side etch
Contact used to ground the handle wafer
Placement of the capacitors on the flexure beams or membranes
Contact to the device layer or bottom electrode
Contact to the polysilicon layer or top electrode
Device layer etch used to define the boundaries of the devices
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Figure B-1: Beam Layout
Figure B-2: Four Beam (Square) Layout
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Figure B-3: Differential Beam Layout
Figure B-4: Top Hat Layout
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Figure B-5: Differential Top Hat Layout
Figure B-6: Wedge Layout
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Figure B-7: Pinwheel Layout
Figure B-8: Three Axis Layout
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Figure B-9: Full Die Layout Including Back Etch
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Figure B-10: Die Layout from Top View
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Figure B-11: Alignment Marks Used for Contact Lithography
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